6 lines
193 B
Markdown
6 lines
193 B
Markdown
# FPGA/rtl/top/
|
|
|
|
Top-level modules and SoC integration: clock/reset wrapping (MMCM, reset
|
|
synchronizer), bus arbitration, address decode, and the board-level top that
|
|
maps to the Arty A7 pins.
|