FPGA/
Everything that ends up on the FPGA: SystemVerilog source, testbenches, constraints, memory init files, and the Vivado project.
Everything that ends up on the FPGA: SystemVerilog source, testbenches, constraints, memory init files, and the Vivado project.