FPGA-Core/FPGA/rtl/top/README.md

FPGA/rtl/top/

Top-level modules and SoC integration: clock/reset wrapping (MMCM, reset synchronizer), bus arbitration, address decode, and the board-level top that maps to the Arty A7 pins.