5 lines
169 B
Markdown
5 lines
169 B
Markdown
# FPGA/rtl/periph/
|
|
|
|
Memory-mapped peripherals: UART (Phase 7), CLINT timer (Phase 13), PLIC
|
|
(Phase 14), and any future devices. Each peripheral is a slave on the D-bus.
|