5 lines
121 B
Markdown
5 lines
121 B
Markdown
# FPGA/rtl/
|
|
|
|
Synthesizable SystemVerilog source. One module per file, filename matches
|
|
module name (e.g. `rv32_alu.sv`).
|