FPGA-Core/FPGA/rtl/periph/README.md

FPGA/rtl/periph/

Memory-mapped peripherals: UART (Phase 7), CLINT timer (Phase 13), PLIC (Phase 14), and any future devices. Each peripheral is a slave on the D-bus.