FPGA-Core/FPGA/rtl/README.md

FPGA/rtl/

Synthesizable SystemVerilog source. One module per file, filename matches module name (e.g. rv32_alu.sv).