# FPGA/rtl/pkg/

Shared SystemVerilog packages — the type contract for the design.
`rv32_pkg.sv` (enums, stage-boundary structs, bus payloads) lives here.