# FPGA/tb/

SystemVerilog testbenches, one per module under test. Naming: `tb_<module>.sv`.
Run with the Vivado simulator (xsim).