imple/FPGA-Core
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Remove stale phase status from README

Browse Source 
Drop the Current Phase section because it is a progress marker that would go stale or create noisy commits as the roadmap advances.

Add a minimal .gitignore for local Codex state only, keeping broader ignore rules out until the repo actually needs them.
This commit is contained in:
Renat Nurgaliyev
2026-04-28 12:24:05 +02:00
parent b008b37d49
commit c1ffb0ee41
2 changed files with 2 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
.gitignore
+2
View File
@@ -0,0 +1,2 @@
# Local Codex state
.codex
README.md
-4
View File
@@ -56,10 +56,6 @@ Open `FPGA-Core.xpr` in Vivado. Synthesis and implementation target the xc7a100t
See `ROADMAP.md` for the full phased build plan. See `ROADMAP.md` for the full phased build plan.
## Current Phase
Phase 0 — Architecture contract (package definitions + block diagram)
## References ## References
- [RISC-V ISA Spec Vol 1 (Unprivileged)](https://riscv.org/technical/specifications/) - [RISC-V ISA Spec Vol 1 (Unprivileged)](https://riscv.org/technical/specifications/)