Add FPGA project workspace layout
This commit is contained in:
@@ -0,0 +1,6 @@
|
||||
# Software/bios/
|
||||
|
||||
BIOS / monitor: an interactive ROM program that talks over UART to peek/poke
|
||||
memory, dump registers, and load programs into RAM. Includes the ELF loader.
|
||||
|
||||
**Phases:** 9 (BIOS monitor), 10 (ELF loader over UART).
|
||||
Reference in New Issue
Block a user