Add FPGA project workspace layout

This commit is contained in:
imple committed 2026-04-28 14:30:50 +02:00
1 parent e8631501e8
commit 329610807e
20 files changed
+210 -18

No files matched your search

+4
View File
@@ -0,0 +1,4 @@
# FPGA/mem/
BRAM init files (`.mem`) in hex format, one 32-bit word per line. Loaded by
`$readmemh` into instruction/data BRAM at elaboration.