Add FPGA project workspace layout
This commit is contained in:
@@ -0,0 +1,6 @@
|
||||
# Docs/
|
||||
|
||||
Architectural notes and the Phase 0.2 block diagram. The diagram is the
|
||||
visual source of truth for the datapath — draw on paper first, then capture a
|
||||
digital copy here (e.g. `block-diagram.drawio` exported to SVG/PNG) once it
|
||||
stabilizes. Update it whenever a stage-boundary struct or bus instance changes.
|
||||
Reference in New Issue
Block a user