Add FPGA project workspace layout

This commit is contained in:
2026-04-28 14:30:50 +02:00
parent e8631501e8
commit 329610807e
20 changed files with 210 additions and 18 deletions
+6
View File
@@ -0,0 +1,6 @@
# Docs/
Architectural notes and the Phase 0.2 block diagram. The diagram is the
visual source of truth for the datapath — draw on paper first, then capture a
digital copy here (e.g. `block-diagram.drawio` exported to SVG/PNG) once it
stabilizes. Update it whenever a stage-boundary struct or bus instance changes.